voltage controlled crystal oscillators (vcxo) surface mount type KV7050C-P3 series cmos/ 3.3v/ 7.0 5.0mm rohs compliant features ? high frequency to 165mhz ? lv-pecl output ? miniature ceramic package ? highly reliable with seam welding ? low phase noise table 1 freq. tol. operating temperature range ( c) note code 10 - 6 0 50 0 to + 70 standard specifications s 30 with only certain frequencies g 50 - 40 to + 85 how to order kv7050c 155.520 p 3 g k 00 type (7.0 5.0mm smd vcxo) output frequency output type (lv-pecl) supply voltage (3.3v) frequency tolerance (see table 1) symmetry/ inh function/ apr (45/ 55%, standby, apr50) customer special model suffix (std specification is 00) packaging (tape & reel 1000 pcs./ reel) specifications item symbol conditions min. max. units output frequency range note1 fo 70 165 mhz frequency tolerance note2 f _tol initial tolerance, operating tem - perature range, rated power supply voltage change, shock and vibration op. temp.: 0 to + 70 c/ - 40 to + 85 c - 50 + 50 10 - 6 op. temp.: 0 to + 70 c - 30 + 30 absolute pull range apr standard specifications 50 10 - 6 extend (option) 100 frequency aging f _age per 20years @25 c - 15 + 15 10 - 6 control voltage v c 0 + 3.3 v storage temperature range t _stg - 55 + 90 c operating temperature range t _use standard specifications 0 + 70 c extend (option) - 40 + 85 max. supply voltage - 0.5 + 5 v supply voltage v cc + 2.97 + 3.63 v current consumption i cc 50 ma disable current i _ dis 0.1 ma symmetry sym 50ohm@crossing point 45 55 % rise/ fall time (20% to 80% output level) tr/ tf 50ohm 0.5 ns low level output voltage note3 v ol v cc - 1.620 v high level output voltage note3 v oh v cc - 1.025 v output load lv-pecl output 50 ohm input voltage range v in 0 + 3.3 v low level input voltage note3 v il 30% v cc v high level input voltage note3 v ih 70% v cc v input resistance 5 mohm disable time t _dis 200 ns enable time t _ena 2 ms start-up time t _str @minimum operating voltage to be 0 sec. 3 ms phase jitter j phase 12khz to 20mhz @122.88mhz 0.5 ps phase noise @122.88mhz - 66 (@10hz offset) - 97 (@100hz offset) - 125 (@1khz offset) - 141 (@10khz offset) - 146 (@100khz offset) - 147 (@1mhz offset) - 147 (@10mhz offset) dbc/ hz note : all electrical characteristics are defined at the maximum load and operating temperature range. note1: please contact us for inquiry about operating temperature range, available frequencies and other conditions. note2: dc characteristic dimensions (unit: mm) recommended land pattern (unit: mm) plating: ni +au tolerance: 0.2 inh function pad2 pad4 (output) open active "h" level active "l" level high z pad connections #1 v c #2 inh #3 case gnd #4 output #5 complementary output #6 v cc 7.0 5.0 1.6 0.85 2.46 1.4 0.6 1.17 2.54 2.54 #3 #1 #6 #4 #2 #5 5.08 1.6 3.6 1.6 2.54 note: a capacitor of value 0.01 f between v cc and gnd is recommended.
|
